The SOI symmetric lateral bipolar transistor is uniquely suitable for operation at high injection currents where the injected minority carrier density in the base region is larger than the base doping concentration. Transistors operating in high-injection can achieve record-high drive currents on the order of 3-5 mA/µm. The commonly used Shockley diode and bipolar current equations are modified to be applicable for all injection levels. Excellent agreement is shown between measured and modeled currents for data at V BC = 0. A novel partially depleted-base design can further increase the drive current and the current gain, especially at low V BE .
I. INTRODUCTION
CMOS drive current is fundamentally limited by inversion layer carrier concentration (N INV ) and vertical-field induced mobility degradation. In the ballistic limit with extreme gate length and gate dielectric scaling, NFET drive current cannot exceed ∼3 mA/µm given a saturation velocity (v sat ) of 10 7 cm/s and N INV of ∼2 × 10 13 /cm 2 , regardless of supply voltage V DD . The state-of-the-art 22nm CMOS current is about ∼50% of that limit [1] . Bipolar collector current (I C ) flows in the bulk of silicon and does not suffer from mobility degradation. Conventional vertical bipolar, however, still suffers from base push-out or Kirk effect, where base effectively widens into the lightly doped collector as collector current density reaches ∼ qv sat N C , where N C is the collector doping concentration. In a simulation study of performance limits of vertical SiGe HBTs, the ultimate doping profile still includes a 10nm lightly-doped collector next to the SiGe base [2] . This lightly-doped collector region, although only 10 nm thick, still leads to noticeable base-push-out effect at high currents.
With the advent of SOI technology, there have been many reports of novel lateral bipolar transistors built on thin-film SOI [3] - [9] . Many of them [3] - [7] were thin-base lateral transistors with a lightly-doped collector region, which suffer from base-push-out effect just like conventional vertical bipolar transistors. Some of them [8] , [9] are "CMOS-like" in structure, having an oxide on top of the intrinsic-base (CMOS device body) region with base contact at the longend of the intrinsic base instead of directly on top of the intrinsic base. These devices have emitter/collector symmetry with no lightly doped collector region, and hence do not suffer from base-push-out effect at high current densities. However, with base contact off at the long-end of the intrinsic base, these devices have large base resistance.
An SOI NPN lateral bipolar transistor having emitter/collector symmetry and self-aligned base contact located on top of the intrinsic base, and base width (MOSFET gate length) of 2 µm, was reported by Sturm et al. [10] . Perhaps because of the very large base width of the reported device, the report did not generate follow-up exploration of the device concept.
Recently complementary (NPN and PNP) SOI lateral bipolar transistors having emitter/collector symmetry, selfaligned silicided-polysilicon extrinsic base located on top of the intrinsic base, and sub-100 nm base widths, were reported [11] , [12] . The NPN device, illustrated in Fig. 1 , was demonstrated to have a drive current of almost 5 mA/µm by scaling the base width W B to 10 nm and below [13] . To reach such high drive currents, a symmetric lateral SOI transistor is operated at high-injection levels in the base region, i.e. with minority-carrier density larger than the base doping concentration. In this paper, an analytical model valid for all injection levels is developed and used for device parameter extraction. The dependence of the collector current, base current and breakdown voltage on emitter and base region designs are discussed.
Also discussed is a novel partially-depleted-base design, where the intrinsic base is depleted when V BE is at or near zero, but has a finite but small quasi-neutral region at larger V BE when the device is turned on.
Some of the experimental data in this paper (those in Figs. 5, 7, 9, 11, 15, 16, 17) were presented previously in a conference [13] . The limited space in the conference abstract did not allow in depth discussion of those data. Here those data, as well as additional data in the other figures, are discussed in greater depth using the model valid for all injection levels.
II. EXPERIMENT RESULTS AND ANALYSIS
The complementary lateral bipolar transistors were fabricated using a CMOS-like process, as illustrated in Fig. 2 . After well implant and anneal, a permeable oxide layer is grown before the extrinsic base polysilicon film is deposited. The permeable oxide is an ultra-thin-SiOx film commonly used in polysilicon emitter bipolar manufacturing process. It is practically transparent to carrier transport, but facilitates the patterning of the polysilicon layer by reactive-ion etch. A 90nm CMOS mask set is used to print a polysilicon 'gate' length (L G ) of ∼50 nm with a mask dimension (L DES ) of 80 nm on 60 nm SOI (Fig. 3) . Process splits include emitter/collector (E/C) implant before and after spacer 1. The implant energy and dose were chosen to result in a more-orless uniform vertical doping profile after high-temperature annealing. Fig. 4 shows that base current (I B ) in both NPN and PNP scales with E/C implant dose. This is expected since, to first order, the base current is inversely proportional to the emitter doping concentration N E [14] . Thus, high emitter doping is effective in suppressing I B and provides a means to improve current gain (b) without a polysilicon emitter. An additional light E/C implant before spacer 1 results in higher collector current and increased current gain (β > 50), as shown by the Gummel plot in Fig. 5 and the current gain in Fig. 6 respectively. The output characteristics in Fig. 7 show that I C reaches about 3 mA/µm at 1.5V. Such high measured I C is due to a combination of small W B and absence of any base push-out effect at high current density. applications requiring larger breakdown voltage, the fabrication process should be optimized to increase the separation between the heavily doped collector region from the heavily doped extrinsic-base region. The PNP transistors only work with E/C implant after spacer 1 due to fast boron diffusion. Fast boron diffusion caused emitter-to-collector shorts for devices with prespacer-1 E/C implant. The Gummel plot for a PNP (Fig. 9 ) shows similar I B as the NPN at low voltage but lower I B and I C at high voltage due to a more graded junction and higher series resistance. The current gain is ∼25 (Fig. 9 ) and I C ∼0.4 mA/µm at 1.5V ( Fig. 10) for the PNP. Novel methods which produce more abrupt E/C doping profiles are needed to obtain PNP devices of characteristics comparable to NPN devices. In the remainder of this paper, we focus our discussion on device design and drive current capability of the NPN devices.
A. DETERMINATION OF QUASI-NEUTRAL BASE WIDTH W B
Any significant velocity overshoot effect in sub-100 nm base width devices, such as those in this study, remains to be verified. For now, the simple assumption is to ignore any velocity overshoot effect, so that the collector current is inversely proportional to quasi-neutral base width W B , and the effective base width can be assessed by plotting 1/I C vs. L DES . This is illustrated in Fig. 11 . From the intercept of the linear fit line, a total bias including lithography, etch, implant straggle and depletion width is 71 nm, giving an average W B of 9 nm for the NPN devices with a pre-spacer-1 E/C implant and L DES of 80 nm. For the devices without a VOLUME 2, NO. 5, SEPTEMBER 2014 107 pre-spacer-1 E/C implant, the average W B is larger by twice the spacer 1 thickness.
B. DETERMINATION OF EMITTER SERIES RESISTANCE RE
In addition to a small W B , low parasitic resistance is also important for high I C . The Ebers-Moll model [15] gives the relationship
where V CES is the open-collector saturation voltage. Fig. 12 shows the r e extracted using (1) for the NPN devices. Emitter series resistance should scale approximately with emitter stripe length (L E ). The average measured r e value is 370 for the L E = 0.2 µm devices, and 89 for the L E = 1 µm devices.
III. CURRENT-VOLTAGE EQUATIONS FOR ALL INJECTION LEVELS
In conventional vertical bipolar, due to the lightly doped collector (N C < N B ), base push out (J C /qv sat > N C ) happens before the onset of any high-level injection effect in the base (minority carrier n p > N B ). As a result, conventional vertical bipolar transistors are never operated at current levels high enough to have high injection effect in the base. Low-injection approximation is adequate for modeling conventional vertical bipolar transistor.
In the literature, the current equations for a bipolar transistor are derived using low-injection approximations. For example, for an NPN transistor, the starting point for deriving the collector current is the low-injection Shockley diode equation [16] 
where n p (0) is the electron density in the p-type base at the emitter-base boundary, n p0 is the electron density in the p-type base at thermal equilibrium, and V' BE is voltage across the base-emitter junction. Eq. (2) leads to the commonly used expression for the collector current
where A E is the emitter area and the saturated collector current density J C0 has no explicit dependence on V' BE . Eqs. (2) and (3) are valid for n p N B .
A. SHOCKLEY DIODE EQUATION FOR ALL INJECTION LEVELS
The symmetric lateral bipolar offers a unique opportunity for high-level injection operation due to N C = N E N B . To describe accurately a transistor operating with n p comparable to or larger than N B , we need to modify (2) and (3) to remove the low-injection limitation.
Consider the base region of an NPN transistor with emitter-base junction forward biased at V' BE , the relationship
is valid for arbitrary values of V' BE [16] . In (4), the effective intrinsic carrier density n ieB includes apparent bandgap narrowing due to heavy doping. Since p p = (p p0 + p p ) and n p = (n p0 + n p ), and quasi-neutrality implies n p = p p ,
gives
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In device operation, n p n p0 , so that (6) can also be written as
At low injection, the second term within the square root is small compared to unity, (7) reduces to the familiar Shockley equation in (2) . At the high-injection limit, the second term within the square root is large compare to unity, (7) reduce to
which is the expected result from (4). For devices operating at room or higher temperatures, p p0 (0) in (6) and (7) can be replaced by N B . Expressions corresponding to (6) and (7) apply to holes in the n-type emitter. Fig. 13 shows the ratio of n p (0)/N B for electrons in the base and p n (0)/N E for holes in the emitter as a function of V' BE . It shows that for the base region, high injection effect is negligible until V' BE > 0.95 V for N B = 2.5E18/cm 3 and negligible until V' BE > 1.0 V for N B = 1E19/cm 3 . For the emitter region, typically with doping concentration greater than 1E20/cm 3 , the low-injection approximation is sufficiently accurate for all practical use conditions. Therefore, only the collector current equation needs to be modified to account for high injection operation.
B. CURRENT EQUATIONS FOR ALL INJECTION LEVELS
The collector current density for an NPN transistor operated in forward-active mode (i.e. the base-collector diode is not forward biased) can be derived from the equation [17] 
which is valid for all injection levels. Eq. (9) can be rearranged to give [14] J n
Using (4) in (10), the collector current density valid for all injection levels is
That is, the collector current at any injection level, for a transistor in forward-active mode, can be written in the form
with
Eq. (12) has the same form as the familiar low-injection case, namely Eq. (3). The difference is J C0 now has implicit and complex dependence on V' BE . To evaluate the integral on the RHS of (13), we need to use the fact that p p = (p p0 + p p ) and n p (= p p ) given by (6) to determine p p (x). For a thin base, the minority electron density in the base has the form
For a uniform base region of concentration N B , (6) and (14) give
and
At low bias, the second term within the square root in (17) is negligible, and we have the commonly used low-injection expression for J C0 which is independent of V BE . At large V BE , (17) reduces to As discussed earlier, the low-injection approximation is valid for the emitter region. Therefore, the usual base current equation can be used here. That is, for an NPN transistor in forward-active mode, we have [12] 
C. CURRENT GAIN FALL-OFF AT HIGH CURRENT
It should be noted that Eqs. (18) and (20) together show the current gain, which is the ratio of J C0 /J B0 , instead of being constant, varies as exp(−V BE /2kT) at high injection. This accounts for most of the current gain reduction in the highinjection regime, as shown in the measured data (Fig. 6 ). The remaining factor causing current gain to drop at high currents is the base-width modulation by V BE and V BC , which will be discussed in the next section.
IV. ANALYTICAL MODEL AND COMPARISON WITH DATA
For modeling purposes, the transistor geometrical parameters and equivalent circuit [12] are shown in Fig. 14. In Fig. 14 , the intrinsic-base resistance r bi is
where ρ B is the base resistivity, T si is the silicon layer thickness, and L E is the emitter stripe length. The total base resistance is
where r bx is the extrinsic-base resistance.
The relationship between the emitter-collector separation W E−C is
where W B is the quasi-neutral base width, W dBE and W dBC are the space-charge region widths of the base-emitter and base-collector diodes, respectively. When modeling transistors operating in the low-injection levels, the space-charge region widths can be determined without consideration of any mobile carriers [12] . However, in high-injection operation, when the mobile carrier density is larger than the fixed ionized charge density in the space-charge regions, the mobile carriers must be included in determining the space-charge layer widths. For an NPN transistor, to include the mobile electrons flowing from emitter to collector in the space-charge regions, the space-charge layer widths are given by
The mobile electron density n can be approximated by
where J C is the collector current density. In a previous publication [12] , the analytical model in the low-injection limit was used to compare with measured drive currents that were significantly lower, typically with I C < 1 mA/µm, than the measured drive currents in this paper. The comparison between model and data in the low-injection is very good.
In this study, the peak measured drive currents are definitely in the high-injection regime. To model the measured currents, all the model parameters, such as n, intrinsic-base resistance, space-charge region widths and collector current are calculated in a self-consistent manner. The fitting of the analytical model to the measured device current is illustrated in Fig. 15 . The parameters W B and W E are extracted from measured I C and I B , respectively, at low V BE , e.g., 0.8V where parasitic resistances can be ignored and both I C and I B vary with V BE at 60 mV/decade. The emitter resistance r e is extracted from V CES measurements (Fig. 12) . The extrinsic-base resistance r bx of 325 is the only fitting parameter to the measured currents. It should be noted that the effect of the permeable oxide on r bx , if any, is included 110 VOLUME 2, NO. 5, SEPTEMBER 2014 in this fitting parameter value. Fig. 15 shows excellent fit between model and data. Also shown in Fig. 15 is the modeled currents assuming r e = r bx = 0. These zero-resistance modeled results suggest that by reducing the parasitic resistances, it should be possible to achieve a drive current of almost 5 mA/µm at about 1.1 V.
V. I-V CHARACTERISTICS IN CIRCUIT OPERATION
To emulate the circuit operating conditions, current-voltage characteristics are measured with input voltage V BE swept from 0 V to V DD and output voltage V CE fixed at V DD . The NPN device in Fig. 16 with heavy pre-spacer-1 implant shows I ON of 4.8mA/µm at 1.5V, and I OFF < 1µA/µm, limited by C-B reverse diode leakage current. I ON -I OFF characteristics are plotted in Fig. 17 for pre-spacer-1 E/C implant dose split. The heavier dose generates higher I ON due to reduced r e . I ON at 1.5V is at least 2× higher than state-of-the-art CMOS [1] . In our experiment, there was no special effort to reduce the C-B diode reverse leakage. It is reasonable to expect I OFF significantly lower than those shown in Figs. 16 and 17 can be obtained with process optimization. 
VI. DEVICE DESIGN WITH PARTIALLY DEPLETED BASE
For a given device, W E−C is fixed, and the quasi-neutral base width W B , hence the collector current, is modulated by the junction voltages according to (23). Consider an NPN transistor biased with the emitter at ground and the collector at V DD . As the transistor is turned from off to on, V BE is swept from 0 V to V DD , W dBE changes from being largest to smallest while W dBC also changes from being largest to smallest. For circuits using V DD around 1V, the change in W dBE is about the same as the change in W dBC . The effect of base width modulation by V BE and V BC during circuit operation can be used to push the performance limit by designing the transistor with a partially depleted base. This is illustrated in Fig. 18 . The device in Fig. 18(a) is of the usual design where there is always a finite quasineutral base during operation. The device in Fig. 18(b) is of the partially depleted base design where the intrinsic base is depleted (no quasi-neutral base region), but becomes non-depleted with a small W B at high V BE when depletion layers from both emitter and collector sides shrink. At low V BE , when the base is depleted, the collector current is controlled by the E-B barrier height. Once a quasi-neutral base is formed at higher V BE , I C has the usual dependence on W B .
Since I B is a function of only the emitter parameters, it is the same for a regular design and a design with partially depleted base. The result is significantly increased current gain for a device having a partially depleted base, especially at low V BE where the base is either depleted or W B is finite but very small. Fig. 19 shows the measured and modeled currents at V BC = 0 for a device having a partially depleted base. It shows a current gain >500 at low V BE . Fig. 20 shows the measured currents for a device at several V CE values representative of typical power supply voltage in a circuit. It shows that a partially depleted base device at 1.5V has I ON > 5 mA/µm. Again, the measured off current is limited by the C-B diode reverse leakage, as evidenced from the negative base current at low V BE . 
VII. CONCLUSION
The symmetrical lateral bipolar transistors on SOI can be driven to operate at high currents where the injected minority carrier density in the base is larger than the base doping concentration. For description of devices operating at such high currents, the commonly used Shockley diode and bipolar current equations are modified to be valid for all injection levels. Excellent agreement is shown between measured and modeled currents when V BC = 0, hence no complication due to BC diode leakage. Record-high drive current on the order of 5 mA/µm is demonstrated for NPN transistors, achieved by scaling quasi-neutral base width to below 10nm. A novel partially depleted-base design is discussed, which can further increase the drive current and the current gain, especially at low V BE . The high current capability may be exploited for enhancing CMOS circuit speed by replacing high switching activity circuits such as I/O drivers and clocks. While additional studies, such as device reliability issues, device variability, process optimization to reduce series resistance and EB and CB diode leakage currents, remain to be performed, this novel bipolar device presents exciting opportunities for performance enhancement beyond the fundamental CMOS limit. 
